

Abstract Of The Invention

2 An SOC architecture that provides a latency tolerant protocol for internal bus signals
3 is disclosed. The SOC includes at least a processor core and one or more peripherals that
4 communicate on a first internal bus that carries signals having a latency tolerant signal
5 protocol that enables an arbitrary number of pipeline stages between any signal initiator
6 and any signal target. A shared memory subsystem, DMA-type peripherals, and a second
7 internal bus with a topology overlapping the first bus, may also be included. All signals over
8 both busses are point-to-point and registered and all transactions on both busses are
9 handshaked. An arbitrary number of flip-flops, multiplexing routers, and/or decoding routers
10 may be included between any signal initiator and any signal target on either bus, and may
11 be added at any time during the design and layout of the SOC.